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Abstract 
This project presents a design of high gain 
cascaded low noise amplifier (LNA), which 
operates at 5.8 GHz frequency for WiMAX 
application. The LNA designed used 
T-matching network consisting of lump reactive 
elements and microstrip at the input and the 
output matching load uses quarter wavelength 
techniques. A cascaded LNA is developed in 
this project contribute a high gain of 36.8 dB 
with overall noise figure of 1.3 dB. The overall 
measured bandwidth measures is 1.240 GHz 
with S parameters S11, S12 and S22 measured are 
-11.4dB, -39.1dB and -12.3dB  respectively. The 
input sensitivity of the LNA is -80dBm which 
compliant with the IEEE 802.16 WiMAX 
application. The LNA used FET transistor 
FHX 76 LP from Eudina Inc.
Keywords: Cascaded Low Noise Amplifier, 
Radio Frequency, Microstrip, T-Matching 
Network
I. INTRODUCTION
The first stage of a receiver is typically 
a low noise amplifier (LNA), whose 
main function is to provide enough gain 
to overcome the noise of subsequent 
stages. Many researchers have been done 
in CMOS LNA area from 900 MHz to 9 
GHz [1-4]. In the literature there were 
many LNA work designed in GaAs and 
bipolar technology [5-8]. In this paper a 
low voltage, low power and wideband 
Pseudomorphic High Electron Mobility 
Transistor (PHEMT) LNA at 5.8 GHz is 
designed and simulated using Ansoft 
Designer and ADS 2000A. As a design 
tool sensitivity analysis gives a measure of 
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sensitivity for a LNA circuit performance 
due to change the active element to 
be PHEMT and assisting the designer 
in choosing adequate circuit elements 
tolerances [1]. Such sensitivity analysis 
of LNA is very beneficial for making 
appropriate design trade-off. Four 
LNA designed Using PHEMT with two 
operation condition. The first two LNA 
is designed with the same parameters 
published in [1]. The second two LNA is 
optimized to achieve a minimum noise 
figure with maximum gain available.
The progress of wireless communication 
services has increased the need for LNA 
designed which has higher capability 
in providing higher gains, better input 
sensitivity and minimize noise level. 
It is desirable to combine two or more 
standards in one mobile unit for overall 
capacity enlargement, higher flexibility 
and roaming capability as well as 
backward compatibility. Moreover multi 
standard RF receiver will allow access 
to different system providing various 
services. These are the cause of the 
investigation to increase the bandwidth 
of the systems for multi-band multi-mode 
operation. 
In WiMAX system, LNA designed for 
receiver system are breaking the bonds of 
wired connections in separated buildings 
to be connected in the area that the wired 
bridge is impossible to be deployed and 
installed. WiMAX wireless technology 
can be more economical and efficient 
than installing wired networks. With 
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the current technology of Orthogonal 
Frequency Division Multiplexing (OFDM) 
adopted in IEEE 802.16 WiMAX standard, 
the system can provide high data rate 
up to 70 Mbps [2]. The RF receiver in 
WiMAX system plays a paramount role 
in converting baseband signal from 
the RF signal so that the system can be 
communicating wirelessly. Therefore, 
the performance of the WiMAX system 
also relies on the RF front end receiver 
system such as LNA where it must be 
well designed to minimize the noise level 
(or distortions) in the system.[3] .
The approach taken in designing 
the amplifiers involves a series of 
chronological steps. No design is complete 
without some desired goals. The design 
specifications for the low noise amplifier 
were shown in Table 1:
Table 1  Design specifications for LNA
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Table 1  Design specifications for LNA 
  
 LNA
Gain dB  > 35 
Frequency 5.8 GHz 
NF dB < 3 
Matching Technique Microstrip and lump reactive 
element 
VSWR 1.5 
Bandwidth MHz >1000  (5.8 GHz Centre) 
Input sensitivity - 80 dBm (WiMAX) 
 
Refering to Table 1   the gain targeted for the LNA is 
more than 35 dB. This gain is necessary to amplify weak 
signals and separated from the noise. The amplifier will 
maintain noise figure less than 3 dB and provide bandwidth 
of 1000 MHz. The input sensitivity for the LNA is set at -
80dBm compliant with the standard WiMAX application. 
  
 
II. THEORETICAL DISCRIPTION 
  
Basically, for the design of an amplifier, the input and 
output matching network are designed to achieve the 
required stability, small signal gain, and bandwidth [4]. 
Super high frequency amplifier is a typical active circuit 
used to amplify the amplitude of RF signal. Basic concept 
and consideration in design of super high frequency 
amplifier is presented below. For the LNA designed, the 
formulae and equation were referred to [1]. Figure 1 shows 
a typical single-stage amplifier including input/output 
matching networks.  
 
 
Figure 1 Typical amplifier designed 
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unwanted reflection of signal and to improve efficiency of 
transmission from source to load. The targeted specification 
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Power Gain 
Several power gains were defined in order to 
understand operation of super high frequency amplifier, as 
shown in Figure 2, power gains of 2 port circuit network 
with power impedance or load impedance at power 
amplifier represented with scattering coefficient are 
classified into Operating Power Gain, Transducer Power 
Gain and Available Power Gain.[4],[5] 
 
 
 
Figure 2 I/O circuit of 2-port network 
 
 
Operating Power Gain 
Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
power, and power supplied to 2-port network is the 
difference between the input power at the input port and the 
reflected power. Therefore, Operating Power Gain is 
represented by  
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Where, in?  indicates reflection coefficient of load at the 
input port of 2-port network and s?  is reflection coefficient 
of power supplied to the input port. 
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necessary to amplify weak signals and 
separated from the noise. The amplifier 
will maintain noise figure less than 3 dB 
and provide bandwidth of 1000 MHz. 
The input sensitivity for the LNA is set 
at -80dBm compliant with the standard 
WiMAX application.
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including input/output matching 
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Where, in?  indicates reflection coefficient of load at the 
input port of 2-port network and s?  is reflection coefficient 
of power supplied to the input port. 
 
 
Figure 1 Typical a lifier designed
The basic concept of high frequency 
amplifier design is to match input/output 
of a transistor at high frequencies using 
S p ram t rs [S] frequency characteristics 
at a specific DC-bias point with source 
impedance and load impedance. I/O 
atching circuit is essential to reduce 
unwanted reflection of signal and to 
improve efficiency of transmission from 
source to load. The targeted specification 
amplifier is shown in Table 1.
Power Gain
Several power gains were defined in order 
to understand operation of super high 
frequency amplifier, as shown in Figure 
2, power gains of 2 port circuit network 
with power impedance or load impedance 
at power amplifier represented with 
scattering coefficient are classified into 
Operating Power Gain, Transducer Power 
Gain and Available Power Gain.[4],[5]
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Operating Power Gain 
Operating power gain is the ratio of power (P L ) 
delivered to the load (Z L ) to power (P in ) supplied to 2 port 
network. Power delivered to the load is the difference 
between the power reflected at the output port and the input 
power, and power supplied to 2-port network is the 
difference between the input power at the input port and the 
reflected ower. Therefore, Operating Power Gain is 
represented by  
 
                     
)1(
|1|
||1||
||1
1
supplied
2
22
2
2
212
L
L
inin
L
P
S
S
P
P
amplifierthetopower
loadthetodeliveredPowerG
??
??
????
?
   
 
Where, in?  indicates reflection coefficient of load at the 
input port of 2-port network and s?  is reflection coefficient 
of power supplied to the input port. 
 
 
Figure 2 I/O circuit of 2-port network
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Operating Power Gain
Operating power gain is the ratio of 
power (PL ) delivered to the load (ZL ) to 
power (Pin ) supplied to 2 port network. 
Power delivered to the load is the 
difference between the power reflected 
at the output port and the input power, 
and power supplied to 2-port network is 
the difference between the input power 
at the input port and the reflected power. 
Therefore, Operating Power Gain is 
represented by 
 2
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Where, in?  indicates reflection coefficient of load at the 
input port of 2-port network and s?  is reflection coefficient 
of power supplied to the input port. 
 
 
Where, Tin  indicates refle tion coefficient 
of load at the input port of 2-port network 
and Ts is reflection coefficient of power 
supplied to the input port.
Transducer Power Gain
Transducer Power Gain is the ratio of Pavs 
, maximum power available from source 
to PL, power delivered to the load. As 
maximum power is obtained when input 
impedance of circuit network is equal 
to conjugate complex number of power 
impedance, if Tin = Ts, transducer power 
gain is represented by 
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Where, L?  indicates load reflection coefficient. 
 
Available Power Gain 
Available Power Gain, AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, that is, 
avs
avn
A P
PG ? . Power gain is avnP  
when in? = s*? . Therefore Available Power Gain is given 
by: 
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That is, the above formula indicates power gain when input 
and output are matched. 
Noise Figure 
 
Signals and noises applied to the input port of amplifier 
were amplified by the gain of the amplifier and noise of 
amplifier itself is added to the output. Therefore, SNR 
(Signal to Noise Ratio) of the output port is smaller than 
that of the input port. The ratio of SNR of input port to that 
of output port is referred to as noise figure and is larger than 
1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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For low noise transistors, manufactures usually provide 
optN YRF ,,min  by frequencies.  N defined by formula for 
desired noise figure: 
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Condition for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active device is determined, input/output 
matching circuits should be designed so that reflection 
coefficient of each port can be correlated with conjugate 
complex number as given below: 
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 The noise figure of the first stage of the receiver 
overrules noise figure of the whole system. To get minimum 
noise figure using transistor, power reflection coefficient 
should match with opt?   and load reflection coefficient 
should match with *out?  
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Design LNA 
From equation (1) to (9), the related power gain 
and noise figure for single stage LNA are calculated. By 
using ADS 2005A, the noise figure circle was outside the 
unit circle and the VSWR recorded was 2.179. From 
simulation, it was recorded that the amplifier gain S21 was 
17.23 dB. The input insertion loss S11 was -6.28dB and the 
output insertion loss S22 was -7.60dB. The reflected loss S12 
was -20.18 dB and the noise figure was 1.16 dB. These 
values were within the design specification and were 
accepted. 
 
Where, TL indicates load reflection 
coefficient.
Available Power Gain
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power available from 2-port network, that 
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Where, L?  indicates load reflection coefficient. 
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Where, L?  indicates load reflection coefficient. 
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That is, the above formula indicates power gain when input 
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That is, the above formula indicates 
power gain when input and output are 
matched.
Noise Figure
Signals and noises applied to the input 
port of amplifier were amplified by the 
gain of the amplifier and noise of amplifier 
itself is added to the output. Therefore, 
SNR (Signal to Noise Ratio) of the output 
port is smaller than that of the input port. 
The ratio of SNR of input port to that of 
output port is referred to as noise figure 
and is larger than 1 dB. Typically, noise 
figure of 2-port transistor has a minimum 
value at the specified admittance given by 
formula:
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Where, L?  indicates load reflection coefficient. 
 
Available Power Gain 
Available Power Gain, AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, that is, 
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That is, the above formula indicates power g in when input 
and output are matched. 
Noise Figure 
 
Signals and noises applied to the input port of amplifier 
were amplified by the gain of the amplifier and noise of 
amplifier itself is added to the output. Therefore, SNR 
(Signal to Noise Ratio) of the output port is smaller than 
that of the input port. The ratio of SNR of input port to that 
of output port is referred to as noise figure and is larger than 
1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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For low noise transistors, manufactures usually provide 
optN YRF ,,min  by frequencies.  N defi ed by formula for 
desired noise figure: 
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Condition for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active devic  is determined, input/output 
matching circu ts should be d sign d so that reflection 
coefficient of each port can be correlat d with conjuga e 
complex number as given below: 
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 The noise figure of the first stage of the receiver 
overrules noise figure of the whole system. To get minimum 
noise figure using transistor, power reflection coefficient 
should match with opt?   and load reflection coefficient 
should match with *out?  
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Design LNA 
From equation (1) to (9), the related power gain 
and noise figure for single stage LNA are calculated. By 
using ADS 2005A, the noise figure circle was outside the 
unit circle and the VSWR recorded was 2.179. From 
simulation, it was recorded that the amplifier gain S21 was 
17.23 dB. The input insertion loss S11 was -6.28dB and the 
output insertion loss S22 was -7.60dB. The reflected loss S12 
was -20.18 dB and the noise figure was 1.16 dB. These 
values were within the design specification and were 
accepted. 
 
For low noise transistors, manufactures 
usually provide optN YRF ,,min  by frequencies. 
N defined by formula for desired noise 
figure:
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Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
im edance of circuit network is equal to conjugate complex 
number of power impedance, if in? = s? , transducer power 
gain is represented by  
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Where, L?  indicates load reflection coefficient. 
 
Available Power Gain 
Available Power Gain, AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, that is, 
avs
avn
A P
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That is, the above formula indicates power gain when input 
and output are matched. 
Noise Figure 
 
Signals and noises applied to the input port of amplifier 
were amplified by the gain of the amplifier and noise of 
amplifier itself is added to the output. Therefore, SNR 
(Signal to Noise Ratio) of the output port is smaller than 
that of the input port. The ratio of SNR of input port to that 
of output port is referred to as noise figure and is larger than 
1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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Conditio  for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active device is determined, input/output 
matching circuits should be designed so that reflection 
coefficient of each port can be correlated with conjugate 
complex number as given below: 
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 The noise figure of the first stage of the receiver 
overrules noise figure of the whole system. To get minimum 
noise figure using transistor, power reflection coefficient 
should match with opt?   and load reflection coefficient 
should match with *out?  
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Design LNA 
From equation (1) to (9), the related power gain 
and noise figure for single stage LNA are calculated. By 
using ADS 2005A, the noise figure circle was outside the 
unit circle and the VSWR recorded was 2.179. From 
simulation, it was recorded that the amplifier gain S21 was 
17.23 dB. The input insertion loss S11 was -6.28dB and the 
output insertion loss S22 was -7.60dB. The reflected loss S12 
was -20.18 dB and the noise figure was 1.16 dB. These 
values were within the design specification and were 
accepted. 
 
Condition for Matching
T e scattering coefficients of transist r 
w re determine . The only flexibility 
permitted to the designer is the input/
output matc i g circ it. Th  input circuit 
should match to t e s urce and the output 
circuit should match to the load in order to 
deliver maximum power to the load. After 
stability of active device is determined, 
input/output matching circuits should be 
designed so that reflection coefficient of 
each port can be correlated with conjugate 
complex number as giv n below:
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Transducer Power Gain 
 
Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
impedance of circuit network is equal to conjugate complex 
number of power impedance, if in? = s? , transducer power 
gain is represented by  
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Where, L?  indicates load reflection coefficient. 
 
Available Power Gain 
Available Power Gain, AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, that is, 
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avn
A P
P
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when in? = s*? . Therefore Available Power Gain is given 
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That is, the above formula indicates power gain when input 
and output are matched. 
Noise Figure 
 
Signals and noises applied to the input port of amplifier 
were amplified by the gain of the amplifier and noise of 
amplifier itself is added to the output. Therefore, SNR 
(Signal to Noise Ratio) of the output port is smaller than 
that of the input port. The ratio of SNR of input port to that 
of output port is referred to as noise figure and is larger than 
1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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For low noise transistors, manufactures usually provide 
optN YRF ,,min  by frequencies.  N defined by formula for 
desired noise figure: 
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Condition for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active device is determined, input/output 
matching circuits should be designed so that reflection 
coefficient of each port can be correlated with conjugate 
complex number as given below: 
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 The noise figure of the first stage of the receiver 
overrules noise figure of the whole system. To get minimum 
noise figure using transistor, power reflection coefficient 
should match with opt?   and load reflection coefficient 
should match with *out?  
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Design LNA 
From equation (1) to (9), the related power gain 
and noise figure for single stage LNA are calculated. By 
using ADS 2005A, the noise figure circle was outside the 
unit circle and the VSWR recorded was 2.179. From 
simulation, it was recorded that the amplifier gain S21 was 
17.23 dB. The input insertion loss S11 was -6.28dB and the 
output insertion loss S22 was -7.60dB. The reflected loss S12 
was -20.18 dB and the noise figure was 1.16 dB. These 
values were within the design specification and were 
accepted. 
 
The noise figure of the first stage of the 
receiver overrules noise figure of the 
whole system. To get minimum noise 
figure using transistor, power reflection 
coefficient should match with Topt    and 
load reflection coefficient should match 
with T*out
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Transducer Power Gain is the ratio of avsP , maximum 
power available from source to LP , power delivered to the 
load. As maximum power is obtained when input 
impedance of circuit network is equal to conjugate complex 
number of power impedance, if in? = s? , transducer power 
gain is represented by  
 
)2(
|)()1)(1(|
)||1)(||1(||
supplied
2
21122211
222
21
LSLS
LS
in
L
P
SSSS
S
P
P
amplifierthetopower
loadthetodeliveredPowerG
???????
??????
?
 
 
Where, L?  indicates load reflection coefficient. 
 
Available Power Gain 
Available Power Gain, AG is the ratio of avsP , power 
available from the source, to avnP , power available from 2-
port network, that is, 
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A P
P
G ? . Power gain is avnP  
when in? = s*? . Therefore Available Power Gain is given 
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That is, the above formula indicates power gain when input 
and output are matched. 
Noise Figure 
 
Signals and noises applied to the input port of amplifier 
were amplified by the gain of the amplifier and noise of 
amplifier itself is added to the output. Therefore, SNR 
(Signal to Noise Ratio) of the output port is smaller than 
that of the input port. The ratio of SNR of input port to that 
of output port is referred to as noise figure and is larger than 
1 dB. Typically, noise figure of 2-port transistor has a 
minimum value at the specified admittance given by 
formula: 
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For low noise transistors, manufactures usually provide 
optN YRF ,,min  by frequencies.  N defined by formula for 
desired noise figure: 
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Condition for Matching 
 The scattering coefficients of transistor were 
determined. The only flexibility permitted to the designer is 
the input/output matching circuit. The input circuit should 
match to the source and the output circuit should match to 
the load in order to deliver maximum power to the load. 
After stability of active device is determined, input/output 
matching circuits should be designed so that reflection 
coefficient of each port can be correlated with conjugate 
complex number as given below: 
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 The noise figure of the first stage of the receiver 
overrules noise figure of the whole system. To get minimum 
noise figure using transistor, power reflection coefficient 
should match with opt?   and load reflection coefficient 
should match with *out?  
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Design LNA 
From equation (1) to (9), the related power gain 
and noise figure for single stage LNA are calculated. By 
using ADS 2005A, the noise figure circle was outside the 
unit circle and the VSWR recorded was 2.179. From 
simulation, it was recorded that the amplifier gain S21 was 
17.23 dB. The input insertion loss S11 was -6.28dB and the 
output insertion loss S22 was -7.60dB. The reflected loss S12 
was -20.18 dB and the noise figure was 1.16 dB. These 
values were within the design specification and were 
accepted. 
 
Design LNa
From equation (1) to (9), the relate  ower 
gain nd noise figur  f r single stage LNA 
are calculated. By using ADS 2005A, the 
noise figure circle was outside the unit 
circle and the VSWR recorded was 2.179. 
From simulation, it was recorded that 
the amplifier gain S21 was 17.23 dB. The 
input insertion loss S11 was -6.28dB and 
the output insertion loss S22 was -7.60dB. 
The reflected loss S12 was -20.18 dB and 
the noise figure was 1.16 dB. These values 
were within the design specification and 
were accepted.
The overall performance of the low noise 
amplifier is determined by calculating the 
transducer gain GT, noise figure F and the 
input and output standing wave ratios, 
VSWRIN and VSWROUT. The optimum, 
Topt and TL  were obtained as Topt = 17.354 
+j 50.131 and TL= 79.913- j7.304. The 
calculated gain for the LNA was 19.3 dB, 
which correspond to a noise figure of 
0.301 dB. The input matching load  Topt is 
required to provide high-loaded Q factor 
for better sensitivity. A T-network was 
used to match the input impedance. The 
elements of T-network can be realized in 
the form of lump reactive elements and 
microstrip line impedance. Using Smith 
Chart matching technique, the component 
values are shown in Table 2. The DC 
block capacitor was selected for the 
circuit and the value is recommended at 
least 10 times from the C1. For this reason 
7.5 pF capacitors are selected as bypass 
capacitors. With these components, the 
schematic circuit for single stage LNA is 
shown in Figure 3.
Table 2  LNA Amplifier parameters
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determined by calculating the transducer gain GT, noise 
figure F and the input and output standing wave ratios, 
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the input impedance. The elements of T-network can be 
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microstrip line impedance. Using Smith Chart matching 
technique, the component values are shown in Table 2. The 
DC block capacitor was selected for the circuit and the 
value is recommended at least 10 times from the C1. For this 
reason 7.5 pF capacitors are selected as bypass capacitors. 
With these components, the schematic circuit for single 
tage LNA is shown in Figure 3. 
 
Table 2  LNA Amplifier parameters 
 
Components Values 
L1 3.60 nH 
L2 0.88 nH 
L3 0.67 nH 
L4 0.75 nH 
C1 0.5012 pF 
CB 7.5 pF 
 
 
Figure 3  The schematic circuit for single stage amplifier 
 
 To achieve the targeted overall gain of 35 dB, it 
was decided to design a cascaded amplifier using similar 
stages to double the LNA gain. The simulation of cascaded 
amplifier will be discussed in section III. 
 
 
 
III. SIMULATION 
The cascaded amplifier is then redrawn and simulated 
again using Ansoft Designer SV and the related frequency 
response and output gain is shown in Figure 4. 
 
Figure 4  Cascaded LNA 
Figure 5 Frequency Response versus Gain  
 
  The S parameters output is shown in Figure 5 , it is 
observed that the gain archive S21 was 36.80 dB at 5.8 GHz 
frequency and the corresponding input insertion loss S11 was 
-9.12 dB, reflection loss S12 was -39.13 dB and output 
insertion loss S22 was -10.86 dB. The stability factor after 
matching load was shown in Figure 6 and Figure 7. Figure 6 
shows the stability circle lies inside Smith Chart diagram 
while Figure 7 shows the obtained stability factor k was 1 
and VSWR observed was 1.49. These parameters are 
compliant with the targeted specifications of the amplifier 
for unconditional stable condition k is 1 and VSWR was 
targeted at 1.5. The noise figure output observed is 1.37 dB 
for the cascaded amplifier as shown in Figure 8.  
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was decided to design a cascaded amplifier using similar 
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amplifier will be discussed in section III. 
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The cascaded amplifier is then redrawn and simulated 
again using Ansoft Designer SV and the related frequency 
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-9.12 dB, reflection loss S12 was -39.13 dB and output 
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amplifier
To achieve t  targeted overall gain of 35
dB, it as decided to design a cascaded 
amplifier using similar stages to double 
the LNA gain. The simulation of cascaded 
amplifier will be discussed in section III.
III. sImULaTION
The cascaded amplifier is then redrawn 
and simulated again using Ansoft 
Designer SV and the related frequency 
response and output gain is shown in 
Figure 4.
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Figure 5 Frequency Response versus Gain
The S parameters output is shown in Figure 
5 , it is bserved that the gain archive S21 
was 36.80 dB at 5  GHz frequency and
the corresponding input insertion loss 
S11 was -9.12 dB, reflection loss S12 s
-39.13 dB and output insertion loss S22 
was -10.86 dB. The stability factor after 
ma ching lo d was s n in Figure 6 and
Figure 7. Figure 6 shows the stability circle 
lies inside Smith Chart diagram while 
Figure 7 shows the obtained stability 
factor k was 1 and VSWR observed was 
1.49. These parameters are compliant with 
the targeted specifications of the amplifier 
for unconditional stable condition k is 1 
and VSWR was targeted at 1.5. The noise 
figure output observed is 1.37 dB for the 
cascaded amplifier as shown in Figure 8.
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IV. MEASUREMENT  
Referring to the measurement setup shown in Figure 
10, the S parameter of the amplifier; whereas S11, S12, S21 
and S22 were measured using the network analyzer. The gain 
of the amplifier was measured using the setup Figure 11. 
The noise figure values and 3 dB bandwidth were obtained 
from setup Figure 12. Before all measurement was recorded, 
a standard procedure of calibration was followed to ensure 
that the measurement tools were calibrated. 
 
S Parameters LNA Simulated LNA 
 Input reflection S11 dB -10  -9.12 
 Return Loss S12 dB -10 -39.13 
Forward Transfer S21 dB 35 36.80 
Output Reflection loss S22 dB -10 -10.86 
Noise Figure NF dB * <3 1.37 
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V. RESULT 
The result for LNA RF front-end module is presented 
in Table 5.  
Table 5  S Parameter result for LNA 
* Measured using noise figure analyzer in Telecom R&D. 
 
 From the tabulated values, the S11 parameter 
measured was 11.4 dB. This is -1.4 dB less than targeted 
which is better and acceptable.  S22 measured was -12.3 dB 
which is less than targeted and acceptable. The return loss 
required S12 obtained was less than -39 dB. The related 
measured gain S21 for the LNA amplifier was 36.8 dB 
measured using the setup Figure 11. The noise figure values 
obtained from setup Figure 12 was 1.37 dB which complied 
with the targeted value of less 3 dB. The use of T lump 
reactive element and microstrip line matching technique at 
the input of the LNA contributes the best performance for 
the amplifier. This matching technique was used to provide 
high-loaded Q factor for better sensitivity and thus 
minimized the noise figure [6]. The elements of T-network 
were realized in the form of lump reactive elements and 
microstrip line impedance. The 3 dB bandwidth for the 
amplifier is measured using setup Figure 11. The 3dB 
bandwidth obtained is 1.24 GHz compliant with targeted 
result of more than 1 GHz. The measured parameters for the 
LNA were also compliant with the formulae (1) to (9) using 
MathCAD analysis. 
 
VI. CONCLUSION 
A low noise amplifier has been simulated and 
developed successfully with IEEE standard 802.16 
WiMAX.  It is observed that the simulated and experiment 
results have not much different. It observed that the gain of 
the simulated analysis is 34.22 dB and the experimental 
value is 36.8 dB. It is important to take note when designing 
the amplifier to match the amplifier circuits.  The 5.8GHz 
LNA has been developed successfully and the circuit cab 
contributed to the front end receiver at the described 
frequency.  For better performance in gain of the amplifier, 
it can be achieved by increasing the number of stages to 
S Parameters Targeted Measured 
Input Reflection S11 dB <-10 dB -11.4 
Return Loss S12 dB <-10 dB -39.1 
Forward transfer S21 dB >35 dB 36.8 
Output ReflectionS22 dB <-10 dB -12.3 
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BW MHz >1000 1240 
Figure 10: Setup for device under test S 
Measurement using Network Analyze
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From the tabulated values, the S11 
parameter measure  was 11.4 dB. This 
is -1.4 dB less than targeted which is 
better and acceptable.  S22 measured was 
-12.3 dB which is less than targeted and 
acceptabl . The return loss required S12 
obtained was less than -39 dB. The related 
measured gain S21 for the LNA amplifier 
was 36.8 dB measured usi g the setup 
Figure 11. T e noise figure values obtai ed 
from setup Figure 12 was 1.37 dB which 
complied with the targeted value of less 
3 dB. The use of T lump reactive element 
and microstrip line matching technique 
at the input of the LNA contributes the 
best performance for the am lifi r. This 
matching te hnique w  used to provi e 
igh-loaded Q factor for bett r sensitivity 
nd thus inimiz d he noi e figure [6]. 
The elements of T-network were realized 
in the for   lu p reactive lements 
and microstrip line impedance. The 3 dB 
b ndwidth for th  amplifier is measured 
using setup Figure 11. T e 3dB bandwidth 
obt ined is 1.24 GHz compliant with 
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targeted result of more than 1 GHz. The 
measured parameters for the LNA were 
also compliant with the formulae (1) to (9) 
using MathCAD analysis.
VI. CONCLUsION
A low noise amplifier has been simulated 
and developed successfully with IEEE 
standard 802.16 WiMAX.  It is observed 
that the simulated and experiment results 
have not much different. It observed that 
the gain of the simulated analysis is 34.22 
dB and the experimental value is 36.8 dB. It 
is important to take note when designing 
the amplifier to match the amplifier 
circuits.  The 5.8GHz LNA has been 
developed successfully and the circuit 
cab contributed to the front end receiver 
at the described frequency.  For better 
performance in gain of the amplifier, it 
can be achieved by increasing the number 
of stages to improve the gain and noise 
figure of the design. Higher gain would 
expand the coverage or communication 
distance.
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